How to control skew between divided_by and multupl_by clocks of the same master clock and timing challenges with it?

Similar threads

• D

  how to constrain input used as both clock and data (DC)

  • Started by dsula007
  • Mar 19, 2025
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• D

  multi-cycle path between two input clocks

  • Started by digitalo
  • Dec 2, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• T

  How to make the sub power domain and top power domain using same vss vdd

  • Started by themanh246
  • Dec 12, 2024
  • Replies: 10

  ASIC Design Methodologies and Tools (Digital)
• H

  what is the effect of crosstalk in the common clock path on setup and hold between a REG2REG path ?

  • Started by helloPDworld
  • Nov 20, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• W

  How can we ensure that the clk and data sent from the SD HOST to the device meet the setup and hold time requirements of the device?

  • Started by wt1821926020
  • Feb 11, 2025
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)