How to constrain a control signal ?

Status
Not open for further replies.

mic_huhu

Member level 3
Joined
Dec 16, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
499
How to constraint

Hi,all

when reports says a control signal must cost more than one cycle to register,but it is one clock period in fact. How to constraint this ? It is not muticycle.

with many thanks

JOhnny
 

Re: How to constraint

if u r targeting xilinx fpga u can use FROM-TO timing constraint
 

Re: How to constraint

If the control signal is a static signal, you can just set it as False Path to disable timing check on this path.
 

How to constraint

It means that the combinational path take more than one clock period time to settle. So you have to reduce the frequency or break the critical path or force your synthesis tool to optimize that path to fit your timing requirement.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…