Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to Clock gate DW IP ?

Status
Not open for further replies.
E

eda_wiz

Advanced Member level 2
Advanced Member level 2
Joined
Nov 7, 2001
Messages
653
Helped
58
Reputation
116
Reaction score
29
Trophy points
1,308
Activity points
6,195
HOW to Clock gate DW IP

HOW to Clock gate DW IP ?

I connected "CLK & EN" to CLK of DW IP but my boss says this is not acceptable.. anyother ways...
 

Re: HOW to Clock gate DW IP

You can use 3 invertor (cascade) like latch configuration,
Give feedback of last invertor to input of second invertor, your problem will solved.
 

HOW to Clock gate DW IP

WHATTTTTTTT??? I didnt understand what u said Please care to explain
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top