Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to choose the optimum gate length for the switch

Status
Not open for further replies.

lijulia

Member level 3
Member level 3
Joined
Jan 5, 2003
Messages
57
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
468
transistor in the switch-cap bank of wide-band vco? if I use .5um siGe process.

This optimum length is based on the tuning range and operating frequency, why?
 

Are you talking about the switches which switch in and out some caps.

In that case, remember that the cap (Cgd) pf these switches will add onto your caps and cause a loss in frequency. Also, you want low R which means low L.

Hence a trade-off
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top