Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As far as I remember , the SC CMFB by itself is always stable(it doesn't add poles to the loop), what u need to check is the stability of the rest of the CMFB loop.
As far as I remember , the SC CMFB by itself is always stable(it doesn't add poles to the loop), what u need to check is the stability of the rest of the CMFB loop.
to force AC analysis at two different transient time points (time1 and time2), and choose time1 and time2 at the middle of each of the two clock phases.
put an AC loopgain src in your CMFB loop and you'll have the loop-gain in both loading conditions of your S-C CMFB circuit.
Eldo and spectre have different syntax for this. LTspice can do this nicely too.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
