Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] how to calculate Cgs using Cgso in nmos model?

Status
Not open for further replies.

orz

Junior Member level 2
Junior Member level 2
Joined
May 26, 2013
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,440
i know Cgs=2/3*Cox*L*W.
Thx!
 

here cox = Eo/Thickness of oxide layer
and then cgso is actually the capacitance at no channel so you wud have to add this cgs with cgso in order to find it correct.now this cgso is provided in transistors specifications,and moreover since we short the bulk to source therefore we often neglect that capacitance
 
  • Like
Reactions: orz

    orz

    Points: 2
    Helpful Answer Positive Rating
Thank you!
you mean cgso is cap of n channel, and we could neglect it when we short the bulk to source?
but in this article , cgs = cgso. Why? 1.png
 

actually if you wanna find the total CGS thats the gate to source capacitance then first there will be a capacitance from gate to drain(or source) secondly due the the overlap of drain/source just beneath the oxide layer has a certain capacitance thats pretty obviously dependent on the Xd i.e thickness (the overlap) so it would be cgso=Cox*W*Xd now you can get the total source capacitance by adding cgs(i.e capacitance between gate an source other then the overlapping part)+cgso(i.e overlaping one)=CGS

with no channel i meant that its not the one thats dependent on channel its basically the overlap one,when the channel is formed then the current flows and after that the parasitic capacitance (of drain or source could be felt at some conditions).
thirdly,there is a capacitance thats called junction capacitance ,between drain and bulk because the depletion region between drain and bulk serves as a dielectric medium between those two material,but assume that the drain and bulk are at same potential then why would there be any capacitance when theres no opposite polarity of plates?? how could a dipole be formed in a simple capacitor when both plates are at the same charge?? ,so thats what happens when we actually short bulk and source.
bro i cannot find where CGS=CGSO but if its there then it could be because of no potential applied or the potential at drain/source would be so low that its parasitic capacitance might have been neglected for simplicity.
hope it could help :)
 
  • Like
Reactions: orz

    orz

    Points: 2
    Helpful Answer Positive Rating
actually if you wanna find the total CGS thats the gate to source capacitance then first there will be a capacitance from gate to drain(or source) secondly due the the overlap of drain/source just beneath the oxide layer has a certain capacitance thats pretty obviously dependent on the Xd i.e thickness (the overlap) so it would be cgso=Cox*W*Xd now you can get the total source capacitance by adding cgs(i.e capacitance between gate an source other then the overlapping part)+cgso(i.e overlaping one)=CGS

with no channel i meant that its not the one thats dependent on channel its basically the overlap one,when the channel is formed then the current flows and after that the parasitic capacitance (of drain or source could be felt at some conditions).
thirdly,there is a capacitance thats called junction capacitance ,between drain and bulk because the depletion region between drain and bulk serves as a dielectric medium between those two material,but assume that the drain and bulk are at same potential then why would there be any capacitance when theres no opposite polarity of plates?? how could a dipole be formed in a simple capacitor when both plates are at the same charge?? ,so thats what happens when we actually short bulk and source.
bro i cannot find where CGS=CGSO but if its there then it could be because of no potential applied or the potential at drain/source would be so low that its parasitic capacitance might have been neglected for simplicity.
hope it could help :)
Thanks for your help bro!

This is where i find CGS=CGSO . After i read your post, i found that this pic just wants to illustrate overlap cap. and i misread it to Cgs = Cgso.
and i think this pic is wrong , it should be CGS=CGSO*Weff.
Mask W and Actual W, which one is the width of nmos we usually talk about?
1.png

and this pic is the answer:
2.png

after my calculation, i found that the overlap one is about 1/1000 of non-overlap part. So i think it could be ignored in most cases.

i think my conception on these model parameters is quite unclear, and got some questions.
I would appreciate it if you could help. Thanks!
https://www.edaboard.com/threads/290256/#post1240980
 

Attachments

  • 1.png
    1.png
    74.2 KB · Views: 261

np np bro :)
no the CGS will not be CGSO*Weff,the CGSO is itself a complete capacitance,what is done is Cox*Weff*L(here Cox=(Eo/thickness)=(C/A)) now if you multiply the capacitance with a dimension then it wont be the capacitance on a surface of some area it would be something else. :)
 
  • Like
Reactions: orz

    orz

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top