Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to address the DRC error highlighted below

Status
Not open for further replies.

naqeeb93

Newbie level 4
Newbie level 4
Joined
Dec 16, 2022
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
126
Hi everyone
could you help how to clean the DRC error "Check OD.R.1 Error" in cadence virtusuo layout?
 

Attachments

  • Screenshot 2023-10-28 220202.png
    Screenshot 2023-10-28 220202.png
    19.2 KB · Views: 147

Looks like either add content which drives up the local density
(does not say what layers) or take advantage of those special
exception sub-rules (however those are invoked).

Design manual or a direct reading of the rules.
 

add more diffusion such as a pdiffusion connected to ground, ie pp+od will increase the od density
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top