Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How synthesizer implement operation synthesis?

Status
Not open for further replies.

vaf20

Full Member level 3
Full Member level 3
Joined
Jan 27, 2003
Messages
174
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,479
operation synthesis

hi
i have a basic problem regarding to above issue.for a simple example,suppose "+"operation.
as u know there is many structure and algorithm for add -area usage or speed aside-
i want to add two signal or variable in my HDL code.how synthesizer implement my add operation.the fastest algorithm and high area usage or low speed one with little area usage?
which algorithm?how can i interfere other algorithm?note that synthesizer may be used fast one and high area usage accordingly but i did not speed in my design so i need infer low speed one .
plz help me and comment more about other operation such as muliplication and so on .
tnx in advance
 

Re: operation synthesis

Hi vaf20:

The tool will determine which adder structure it use if you don't infer the

type you need according the timing you specifed.

If you wanna the tool use the strcuture you wanna, you can instiantiae

it or you can describe the structure use the basic gates.

wang1
 

Re: operation synthesis

tnx wang1
yes i know,in the case of addition i found synthesiser use carry look ahead ADDER - the fastest alg. - but i want to change synthesizer to get my addition as ripple carry adder .
does anyone know which algorithm synthesizer use when reach '*'?
tnx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top