Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How someone set the limit for clock tran and data tran?

Status
Not open for further replies.

karthikshetty

Newbie level 4
Newbie level 4
Joined
Jan 31, 2020
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
100
Hi,

Can anyone please explain in detail how the limit is set for clock tran and data tran?

I know it is based on some percentage (% ) of clock_period.
Like :
clock_tran limit --> x% of clock period
data_tran limit --> y% of clock period

But, I just want to know how they come up with that particular percentage(%).

Thanks in advance.
 

Hi,

Can anyone please explain in detail how the limit is set for clock tran and data tran?

I know it is based on some percentage (% ) of clock_period.
Like :
clock_tran limit --> x% of clock period
data_tran limit --> y% of clock period

But, I just want to know how they come up with that particular percentage(%).

Thanks in advance.
clock_tran limit 1/6 clock period
data_tran limit 1/3 clock period

at high or low pulse, assume 1/3 is rise tran, 1/3 is fall tran, then 1/3 is available?
above is my guess...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top