Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Let's say we need to define input delays of BB#1 (see the picture below). The inputs are driven from the clock, which is skewed from BB#1 clock (see the picture).
The question: "How the clock skew should be represented in the input/output delay definitions?"
Why don´t you insert some amount of D-ff´s to give a proper delay on the clock applied to BB#1 block, so that oversize the expected lag due to the logic ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.