Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how many ways to reduce power bus spike?

Status
Not open for further replies.

jordan76

Full Member level 3
Full Member level 3
Joined
Mar 25, 2004
Messages
170
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
1,852
Hi guys,

As we know, decoupling cap is certainly one way among them,but it also increase the total power consumption. Any other good means to achieve low power bus spike and low power consumption at the same time?

Any inputs/comments are appreciated. Thanks!

regards,
jordan76
 

u can put power line and ground line as close as possible to reduce spikes....
 

reduce your current loop "AREA" for power and ground=lower L (L is a function of loop "AREA")

Vspike=Ldi/dt
 

Thanks for your replies!

Could you give some more details?

Also if the circuit toggles frequently between operation mode and sleep mode,how to reduce power bus spike?

regards,
jordan76
 

to protect against voltage spikes you could place a transorb between the rail & ground. this is very very low power consumption because it only conducts during a spike, which is very short period of time.

and decoupling caps hardly take any power consumption, though i guess this is relative. choose a cap with very low ESR value may help. tantelums are always nice

Mr.Cool
 

Mr.Cool,

Thanks for your input! But I mean power bus spike inside IC instead of PCB.So tantelums are beyond our options...

True, deccoupling cap is usually a good option for reducing power bus spike if its power consumption is tolerable. But for power critical applications like mobile phone etc, too much decoupling cap will kill its limited power budget. Thus, we need to find an alternative to achieve both low power bus spike and low power consumption.

Any inputs/comments are welcome. Thanks.

regards,
jordan76
 

Can you help me better understand this as this is probably more related to IC silicon design which I am intrested in.

How does adding bypass caps. increase power consumption? Pulldown/up resistors makes sense, but capacitors?

How does ESR affect this parameter? :?:
 

Suppose you turn on and turn off your mobile phone frequently,
it will also dissipate heat gradually,right?
The larger the decoupling cap,the bigger the power consumption.

regards,
jordan76
 

You are looking of how many ways?

What is your design? I can make a suggestion because if I make this way (as shoot in the dark) always is chance to suggest the general one or worse to suggest the wrong one.

Initial schematic also would be great.
 

Your problem is trivial. If someone has a lot of conversation he will discharge battery very fast. Taking into account transitional effect of charging bypass capacitors to battery life expectancy during switch on is negliglible except you want to go to extremes.
 

How can decoupling capacitors consumed power? I think decoupling cap consumption is neglible, unless during the turn on and turn off of the mobile phone since there must be some initial current to be charge on the caps (yes, it's true that power consumption will be increase significantly only if you switch on and off the mobile phone by hand as fast as the sampling frequency used in your mobile phone......)
 

Sorry for the confusion by my cell phone example.
:p
Let me ask in another way:
What is the maximum/optimal decoupling capacitance value you can accept to reduce power bus spike?

regards,
jordan76
 

what type of decoupling cap will be suitable different frequency gradient?

Regards
binu G
 

The optimal decoupling capactiance value depends on the amount of digital current spike generated in the supply rail at any time. I think a model can be constructed with including the decoupling cap and package inductance to simulate how much decoupling cap is enough to reduce the current spike to an acceptable level. Probably if you use MOSCAP, typically 100 - 200 pF (depends on your die area)
 

I mean what type of material like ceramic, tandalam and so on?
i would like to know the frequency band width of these base material.
tandalam is suggested in which frequency range.
or it is applicable to any freqency rang.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top