Non AMP

how many times the 'EPCS1' could be writen?

Thread starter lzh08
Start date Feb 20, 2005

Status: Not open for further replies.

Feb 20, 2005

#1

L

lzh08

Member level 2

epcs1

thx

Feb 20, 2005

#2

W

Willebul

Junior Member level 3

Hi

Altera configuration handbook Page 4-1 states more than 100 000 erase write cycles for EPCSxx family

Regards

Status: Not open for further replies.

Similar threads

K
[Merged] Why it cannot be read by Design Compiler? (reading takes too long/stuck)
- Started by KYLI0418
- Nov 5, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA LCD Text that changes depending on the mode
- Started by MICHIN
- Nov 12, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design