Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How long for PFC chip to come out of disable?

Status
Not open for further replies.

eem2am

Banned
Advanced Member level 4
Joined
Jun 22, 2008
Messages
1,179
Helped
37
Reputation
74
Reaction score
24
Trophy points
1,318
Activity points
0

The data sheet indicates that the 'restart current' after disable is the same as that during normal start up conditions.





I would assume that whilst held 'off' the IC will draw similar currents and whilst the circuit is no longer getting VCC supply from the boost inductor there will still be maintenance from the 'bootstrap'..



R4 and R5.

If you can ensure that VCC does not drop below the UVLO turn off threshold, VCCoff, and that requirement would probably be imposed by design then I would expect the circuit to be operational immediately.

That does not mean that your output voltage(s) will be within specification at the same time. The circuit still needs to come back into regulation.

Genome.
 
  • Like
Reactions: eem2am

    eem2am

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top