How is virtual clock different from input and output delays?

[ranger01]

As far as I know virtual clock is defined to constraint the signals passing through IO ports. Then how is it different from setting input delays and output delays??

 

[ivlsi]

Virtual Clock is not attached to any port. In/Out delays, which are related to a virtual clock. are not affected by the future manipulations on the clocks attached to the ports.