How Image Processing Show in RTL Schematic as well Extract Lips in Xilinx Verilog

Thread starter sameer05k21a0440
Start date Sep 14, 2013

Status: Not open for further replies.

Sep 14, 2013

sameer05k21a0440

Newbie level 1

Hi,

I am new for Xilinx Verilog , I need to implement Image Processing display Input image as well as read in RTL Schematic Diagram. after that from facial Image i want to extract lips detection . How i can i do ? if any library file i have to import like Open CV or Egmu CV ? its support my verilog Program . Please let me know source code or sample demo?

Status: Not open for further replies.

Similar threads

M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
K
Simulation does not start in Modelsim when using Xilinx IP-cores.
- Started by Kevsh
- Jul 11, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
Memory (DDR) for image processing FPGA board application
- Started by aminpix
- Nov 29, 2023
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
A
How to extract input/reg size in Verilog?
- Started by adamira
- Mar 15, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design

How Image Processing Show in RTL Schematic as well Extract Lips in Xilinx Verilog

sameer05k21a0440

Newbie level 1

Similar threads

Privacy & Transparency

Privacy & Transparency