Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Just as someone said above... You can try to paralell a few tant capacitors with lower capacity to decrease ESR and leave capacity (C=C1+C2+C3... & R=R1||R2||R3...)you need. What do you try to make? Rectifier, amplifier?
pay attention with ESR: apply thevenin theorem to the network made with two parallel branches each one made with a Cap and a series R: the real part of the equivalent impedance is the total ESR, the complex is the total cap.
You parallel two or more capacitors. If the connections are short, you will lower the total ESR. The total ESR is calculated simply as the parallel equivalent of the individual ESR's.
This is easy to see in the case of equal caps with equal ESRs. You have two or more identical series RC networks, all in parallel. Since the R and the C portions are equal, the junction points (where the C and the R are connected together) will be at the same potential for all networks, since they are in parallel and the elements are identical. Since all those nodes are all at the same potential, you can short them together.
But when you short those points together, the C's are all in parallel and so are the R's. Therefore, the total capacitance is the sum of the individual capacitances and the total ESR is the individual EST divided by the number of caps in parallel.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.