samiran_dam
Full Member level 2
- Joined
- Apr 17, 2010
- Messages
- 122
- Helped
- 3
- Reputation
- 6
- Reaction score
- 3
- Trophy points
- 1,298
- Activity points
- 2,419
Dear All,
Is it feasible to design an inverter chain in 180nm CMOS technology driving 1-2 pF load with propagation delay less than 50 psec?
I know the question is too specific. However, if there is anybbody who is working in 180nm CMOS technology rigourously, then it may be a question of experience to answer. Actually. I am designing an inverter chain to drive 1-2 pF load but the propagation delay is significantly larger. Please help.
Is it feasible to design an inverter chain in 180nm CMOS technology driving 1-2 pF load with propagation delay less than 50 psec?
I know the question is too specific. However, if there is anybbody who is working in 180nm CMOS technology rigourously, then it may be a question of experience to answer. Actually. I am designing an inverter chain to drive 1-2 pF load but the propagation delay is significantly larger. Please help.