[SOLVED] How does Xilinx IP cores for sine waves generate Sine wave?

Status
Not open for further replies.
K

keerthna

Member level 1
Joined
Sep 16, 2014
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Visit site
Activity points
251
Sine wave is analog in nature. And FPGA can read only digital values. So how will IP cores generate sine waves? I didnt get the actual meaning here. Can anyone please explain
 

Do you know how a microcontroller or a cpu for that matter generates a sine wave? Well, fpga do the exact same thing. You may want to look up Direct Digital Synthesis and DAC.
 

But if i want to change the modulation index in accordance with the carrier, is it possible to do the same with ipcores? if not then how do i generate sine waves with variable modulation index?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…