Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How does STA specify the buffering...?

Status
Not open for further replies.

giggs11

Member level 3
Member level 3
Joined
Apr 15, 2004
Messages
57
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
661
Hi,

EternalMan mentioned that Clock Tree Insertion is done after the STA tool reads and analyses the post-layout netlist....and this would be called Clock Synthesis?

Okay, so what you're saying is that STA would identify and instruct the layout tool to place buffers at clock branches to clock inputs...?

Thanks.
 

hi,
STA tool just analysis you timing. but dont do any cts.
you have to use PC, Astro, or other p&r tools to do it. and of course if you want to specify clock buffers you want to use , you have to specify them in p&r tools. NOT STA!!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top