Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How does noise margin affect the performance of digital circuit.

Status
Not open for further replies.

imperza

Junior Member level 3
Junior Member level 3
Joined
Nov 20, 2012
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,463
Hi all, I got question, how does noise margin affect the performance of digital circuit? Thank you.
 

Digital circuit working with logical Low-level and High-level. There is a noise margin build into the definition. If there is noise(on ground or supply voltage, or crosstalk to inputs) above the tolerable noise margin, you get malfunction or faulty function.
Please see here the definition of the logic levels: https://www.electronics-tutorials.ws/logic/logic_1.html .

Enjoy your design work!
 
besides of Digital circuit it will effect on mind's which will more important.
 
Digital circuit working with logical Low-level and High-level. There is a noise margin build into the definition. If there is noise(on ground or supply voltage, or crosstalk to inputs) above the tolerable noise margin, you get malfunction or faulty function.
Please see here the definition of the logic levels: https://www.electronics-tutorials.ws/logic/logic_1.html .

Enjoy your design work!

Thank you. Detailed explaination!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top