How does change of reference frequency affect PLL design?

Status
Not open for further replies.
J

jupitorcuu3

Newbie level 1
Joined
Nov 16, 2003
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
6
PLL design problem

I use ADF4112 from ADI
does it any problem for output frequency in RF when I change reference frequecy's phase noise or jitter .
hoe does this effected the output?
 

PLL

The output of a PLL tracks all aspects of the reference. Whatever the ratio of output to reference is the same ratio as the output drift compared to the reference drift and the same ratio as the change of reference phase.

All of the above are for change rates less than the PLL loop bandwidth. This means that below the loop bandwidth the phase noise is that of the reference multiplied and above the loop bandwidth the phase noise is that of the VCO.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…