How do we match the timing of CLK and DQS signals in DDR

Status
Not open for further replies.

hioyo

Advanced Member level 4
Joined
Aug 18, 2021
Messages
116
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
899
How do match the timing of CLK and DQS signals in DDR3.
What are the things to be done in Layout.
Do I need to do anything in Firmware.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…