How do timing constraints work for a bus interconect?

Status
Not open for further replies.

ed271828

Junior Member level 1
Joined
Jun 27, 2006
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,385
Suppose I have a number processors connected to a shared bus interconnect, as well as a number of slave devices. In a real design, how is something like that clocked/timed/constrained. I can't imagine that they all use the same clock domain. Can anyone provide some insight, what would an actual synthesis script look like?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…