Non AMP

how do implement the exponential algorithm in verilog?

Thread starter CRiSP
Start date Mar 21, 2003

Status: Not open for further replies.

Mar 21, 2003

#1

C

CRiSP

Full Member level 2

verilog exponential

(1-1/2^9)^7

Status: Not open for further replies.

Similar threads

Z
How do I calculate PCE in rectifier?
- Started by zzawoo1115
- Jul 11, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
E
How to use generate statement Verilog?
- Started by er.akhilkumar
- May 14, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
E
How to do freelancing in Digital Design domain?
- Started by er.akhilkumar
- Feb 8, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
A
Counting floating point for FSM design in Verilog
- Started by aguntukbd
- Jun 12, 2024
- Replies: 28
ASIC Design Methodologies and Tools (Digital)
J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)