how do I design a Configurable logic block of fpga in pspice

Status
Not open for further replies.
R

rajrevanth61

Member level 3
Joined
Mar 6, 2014
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Visit site
Activity points
429
Hello Everyone,

I want to implement the basic operation such as AND, XOR or anything using the Configurable logic block of FPGA using pspice . How do I do this? Any kind of leads will be a great help to me.

Thanks
 

A "CLB" in an FPGA is just a look up table i.e. an SRAM memory along with a register or two (e.g. old Xilinx 3000 series FPGAs had a 4-input lookup table and a register). The details of the implementation of said memory and the logic used to program the memory cells is proprietary to the FPGA vendor. I'm not aware of any open-source FPGA ASIC libraries, but I've never had a need to look for one.

Regards
 

Actually I need to implement any basic operation using this figure of clb.

 

Attachments

  • FPGAResoSentMassooudFeb27_2013.pdf
    116.9 KB · Views: 56

use a truth table to come up with the content of the SRAM for any given equation having up to 4 inputs.
 

Hello I am new to this using of clb, can you please explain me in more detail for the problem. Your answer will be really helpful for me.

Thanks
 

AND gate

Code: 
LUT_address = {A,B,C,D}
A & B = X
where C & D are don't care

A B C D | X
--------+---
0 0 x x | 0
0 1 x x | 0
1 0 x x | 0
1 1 x x | 1

So the Look Up Table (LUT) will have 0's everywhere except addresses where both A and B inputs are both 1.
 

That I don't know, I'm assuming you can model an SRAM memory in pspice, but beyond that I'm not sure how you go about inputting signals to load the SRAM memory cells with the LUT values. I haven't used PSPICE/spice for almost 30 years.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…