Non AMP

how congestion is reduced in placement

Thread starter Raghu Chowdary
Start date Apr 15, 2014

Status: Not open for further replies.

Apr 15, 2014

#1

R

Raghu Chowdary

Newbie level 4

To reduce congestion in placement, what are the different things that you do?

Apr 22, 2014

#2

R

rca

Advanced Member level 5

enought place, good macro placement, not oversize power routing.

Status: Not open for further replies.

Similar threads

P
How does lower technology affects PPA, routing and congestion ? And how does multi patterning affects routing and congestion ?
- Started by porki_huccha_venkat
- Nov 30, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
S
In Axi why is strobe is used only during write operation??
- Started by sara1983
- Aug 15, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
K
[SOLVED] Why is the Row Decoder in SRAM Designed with Full Custom Digital Flow?
- Started by kungchuking
- Nov 26, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
C
How to declare a define of verilog in design compiler?
- Started by coshy
- Thursday at 11:28 AM
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
J
soft vs buffer only placement blockages
- Started by JasonJung
- Oct 24, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)