+adc +sampling +clock +response +time
Sorry about that.
Lets go to you very first question and see if this time you get the answer you're waiting.
How can you set sampling rate of an ADC?
What is the main criteria (or criterias) of its operating rate?
The sampling rate of and ADC is dictated mainly by the clock frequency. How to set it is explained in their respective datasheet.
Now, there are several types of ADC. Most used are S/H (sample/hold) and SAR (Succesive Aproximation Register) type. I don't know about the kit you are using but if it has a HOLD signal chances are you are dealing with a S/H type ADC.
In a S/H type the frequency of the clock
is the sampling rate because it's at that speed that the clock is switching the S/H latch to take a sample.
With a SAR the conversion is taken by a conter with a special counting algorithm. Don't going to give the details here but you can try **broken link removed** for a full explanation.
In a SAR ADC the algorithm used guaranties a succesful "guess" in a 2*log2 n -1 steps. Where n is the number of levels (256 for an 8bit ADC) so the clock frequency must be set to 2*log2 n-1 times the sampling rate you want.
Please, would you like to explain how does manufacturer set this and how user use it?
Don't get you quite well in this one but the manufacturer's datasheet tells you all the details about using it and their possible applications.
Also everybody use sound card and we can record sound at various sampling rates.
How does this happen?
Most sound cards have a VCF (embedded in a DSP or not) which bandwidth is indirectly set (some dedicated circutry does this) by the clock frequency and this one itself is fixed by the sampling rate you say you'll use.
Hope this time you have gotten the answer you waited