Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How can the speed of Delta-Sigma DAC be derived ?

Status
Not open for further replies.

Leroux

Newbie level 1
Newbie level 1
Joined
Jun 29, 2004
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
7
Speed of Delta-Sigma DAC

How can the speed (settling time) of a Delta-Sigma DAC be derived (1bit output, 10bit accuracy, 4MHz clock system)? The output filter is not defined yet.

Since speed of a Delta-Sigma ADC is defined by the decimation filter and accuracy/resolution I thought this would also yield for the DAC. But however I still end up with the settling time of the output filter AND number of bit-pulses.

Thanks for your help
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top