Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How can plot clock to output delay for a FlipFlop in cadence

Status
Not open for further replies.

a.akbari61

Junior Member level 3
Junior Member level 3
Joined
Mar 2, 2010
Messages
30
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,493
Hi everybody
I want to plot clock-to-output delay for a D type flip flop versus input-to-clock offset in cadence to measure flip-flop setup and hold time.
something like attached picture.
Could anyone help me plz.
Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top