Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how can i get delay report from design compiler

Status
Not open for further replies.

ranjbar_7

Junior Member level 1
Junior Member level 1
Joined
Jul 9, 2012
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,442
hi

in the scipt that we wrote for design compiler what we should write for geting delay report?

i have written this script what should I add to it?

--------------------------------------------------------
set my_files second.vhd
set my_toplevel project1
set my_clock_pin CLK
set my_clk_freq_MHz 100
set my_input_delay_ns 0
set my_output_delay_ns 0
set link_library ./osu025_stdcells.db
set target_library ./osu025_stdcells.db
define_design_lib WORK -path ./WORK
set_ultra_optimization true
set_ultra_optimization -force
analyze -f verilog $my_files
elaborate $my_toplevel
current_design $my_toplevel
link
uniquify
set my_period [expr 1000 / $my_clk_freq_MHz]
set find_clock [ find port [list $my_clock_pin] ]
if { $find_clock !=
  • } {
    set clk_name $my_clock_pin
    create_clock -period $my_period $clk_name
    } else {
    set clk_name vclk
    create_clock -period $my_period -name $clk_name
    }
    set_driving_cell -lib_cell INVX8 [all_inputs]
    set_input_delay $my_input_delay_ns [all_inputs]
    set_output_delay $my_output_delay_ns [all_outputs]
    compile -ungroup_all -map_effort medium
    compile -incremental_mapping -map_effort medium
    check_design
    report_timing
    report_timing -delay min
    report_timing -delay max
    write -f ddc -o ./Reports/myddc.ddc
    write -f verilog -o ./Reports/netlist_verilog.v
    write -f vhdl -o ./Reports/netlist_vhdl.vhdl
    write_sdf ./Reports/Stndrd_Dly_Frmt.sdf
    write_parasitics -o ./Reports/C_R_delays.spef
    write_sdc ./Reports/sdc.sdc
 

You have already added the commands to get delay reports in your script.

report_timing
report_timing -delay min
report_timing -delay max

The above commands will give you the timing report. The report_delay command, by default reports max_delay. So report_timing will give the same output as report_timing -delay max. So you can remove one of the redundant commands.

Also I suggest you to redirect the output, so that you can review them later on easily, otherwise you will have you search in the log files.
i.e.
report_timing -delay max > max_tim.rpt
report_timing -delay min > min_tim.rpt

Regards
 
Thank you. I'll get right to it!

- - - Updated - - -

Thank you. I'll get right to it!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top