How can i design vco in 90nm?

Status
Not open for further replies.
J

junfun

Newbie level 1
Joined
Sep 29, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
I want to design a vco at 2.5GHz in 90nm.
I have to simulator tt 25 degree but the corners(ff 0 degree in vdd+10% and ss 100 degree in vdd-10%) was fail.
Delay cell in vco was symmetrical load.
How can i improve it?

Regards
 

Hello dear..
i am also trying to design a Symmetrical type load Delay cell in 0.18u.Maneatis delay cell PDF u might have read.shall I send the link.
http://www.truecircuits.com/images/pdfs/maneatis96b.pdf
main thing is there is a design procedure for designing such tyle of Delay Cells.
One more link from waterloo uni is:
www.asic.uwaterloo.ca/files/cmos_ic_team/pll/documentation/delay_cell_ryan.pdf

Added after 1 minutes:

If u ahve any PDF regarding the Symmetrical type Load VCO design please send me.
 

    J

    junfun

    Points: 2
    Helpful Answer Positive Rating
Which architecture u are using for VCO. If ur using architecture other than cross coupled then u might be facing this problem(I suppose). Can u please tell about the archotecture
 

junfun said:
I want to design a vco at 2.5GHz in 90nm.
I have to simulator tt 25 degree but the corners(ff 0 degree in vdd+10% and ss 100 degree in vdd-10%) was fail.
Delay cell in vco was symmetrical load.
How can i improve it?

Regards
Click to expand...

How about the gain of your delay cell? the gain of the delay cell should have enough margin for corners. If you use a fixed bias current for simulation, you can use a current from the bandgap, it will give you better results.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…