[SOLVED] hold violations due to clock gating

[anandmanivannan]

I have flops in the design whose clocks are gated by other flop outputs. Due to this, hold violations occur during ATPG.

What are the precautions that we should take when we use a clock that is gated by flip flop outputs.

 

[harerama]

I dont no exactly using "double synchronization" technic solve setup and hold violations

 

[dftrtl]

Generate enable on negedge flop or use icg (latch plus AND gate)