Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Highlighting Syntax for System Verilog files in VIM (GVIM)

Status
Not open for further replies.

aamalathithan

Newbie level 5
Newbie level 5
Joined
Nov 18, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
59
Hi,
My Vim editor does not highlight syntax for Sytem Verilog files. I want to know how to make it work for both vim and gvim for system verilog files.

Thank You.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top