Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

high resolution comparator architecture

Status
Not open for further replies.

nijMcnij

Full Member level 1
Full Member level 1
Joined
Dec 6, 2005
Messages
97
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
2,167
high resolution comparator

hello all,

i am designing a 10 bit ADC, and i need an architecture for a comparator that can achieve a resolution of 1.6mV.

any ideas, papers, books, references?

many thanks
 

comparator architecture

nijMcnij said:
hello all,

i am designing a 10 bit ADC, and i need an architecture for a comparator that can achieve a resolution of 1.6mV.

any ideas, papers, books, references?

many thanks

Use a low-gain amplifier folowed by a latch comparator, and output offset compensation.

Bastos
 

thank u Bastos for the advice,

but i want to add that speed is not an issue, the primary concern is high resolution,

also i would really like to make things simple, so is there a way to do this without using offset cancellation?

and can u recommend a reference for designing such a comparator

thanks
 

nijMcnij said:
thank u Bastos for the advice,

but i want to add that speed is not an issue, the primary concern is high resolution,

also i would really like to make things simple, so is there a way to do this without using offset cancellation?

and can u recommend a reference for designing such a comparator

thanks

Well in that case you just can play with devices area to control the offset, this means that you will need large devices to get that offset at 3 sigma. Large devices gives you lower speed and more power. You can try the Sansen comparator for example and play with the gm and area of devices to achive that offset.

G. Yin, F. Eynde, W. Sansen, “A high-speed CMOS comparator with 8-b resolution,” IEEE J. Solid-State Circuits, vol. 27, pp. 208-211, Feb. 1992.

Bastos

PS: What is the application of this comparator in the ADC. Usualy the comparators in a pipeline need a much larger offset due to the error correction logic.
 

thank u bastos,

the comparator will be used for a 10bit 2KSPS charge redistribution SAR ADC.

as u can see, speed is not an issue, what matters is resolution first and foremost.

do u think i can get a 10 bit resolution with this sansen comparator?

the comparator should have a gain of around 67dB.

many thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top