Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

high input resistance of JFET transistor..

Status
Not open for further replies.

sohail qureshi

Member level 3
Member level 3
Joined
Aug 12, 2011
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
pakistan
Activity points
1,665
why the input resistance of JFET is very high............................?? what is its concept...? tnx in advance.......:cry:
 

simply said , the output current is dependent on input voltage only.

not on input current , like bjt.

so input voltage alone is responsible for current variation.
assuming zero input current(ideal) , you can say input impedance is infinity.

sidenote:are you asking for JFET or MOSFET ?
 

simply said , the output current is dependent on input voltage only.

not on input current , like bjt.

so input voltage alone is responsible for current variation.
assuming zero input current(ideal) , you can say input impedance is infinity.



sidenote:are you asking for JFET or MOSFET ?

sorry to say, but i think this is not a proper answer....! my question is how the input resistance is high than the output resistance.......plz explain... i m asking for JFET thanks
 

The FET is a three terminal device like the BJT, but operates by a different principle.
The three terminals are called the source, drain, and gate.
The voltage applied to the gate controls the current flowing in the source-drain channel.
No current flows through the gate electrode, thus the gate is essentially insulated from the source-drain channel.
Because no current flows through the gate, the input impedance of the FET is extremely large (in the range of 10^10...10^15 Ω).

The two common families of FETs, the junction FET (JFET) and the metal oxide semiconductor FET (MOSFET) differ in the way the gate contact is made on the source-drain channel.

In the JFET the gate-channel contact is a reverse biased pn junction.
The gate-channel junction of the JFET must always be reverse biased otherwise it may behave as a diode.
All JFETs are depletion mode devices they are on when the gate bias is zero (VGS = 0).

Look all parts here...........
Field Effect Transistors
**broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top