Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

High Incremental Drain impedance (from the book The art of electronics)

khatus

Member level 3
Member level 3
Joined
Oct 7, 2017
Messages
63
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,735
Hello guys, I don't understand the meaning of this line

"The FET has a high incremental drain impedance, giving roughly constant current for VDS greater than a volt or two"

from field-effect transistors chapter of the book "The art of electronics".
Here what does it means by "high incremental drain impedance" Can anyone help me to understand it?
 

Attachments

  • incremental_drain_resistance.PNG
    incremental_drain_resistance.PNG
    186.8 KB · Views: 13
Hi,


what exactly don´t you understand?

Do you understand "incremental impedance" generally?
If not: do internet search first .. then give a link to the document you work with..

Klaus
 
Basically large Vds changes do not impact Idrain, in saturation region. So effectively the incremental R
of the drain to source is quite high. Hence the constant current source effect.

1730211265863.png
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top