Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] High fanout net synthesis in Innovus

Status
Not open for further replies.

stevenv07

Member level 2
Member level 2
Joined
Aug 11, 2020
Messages
43
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
404
Hello everyone,

As I know, at the placement stage, Innovus does HFN synthesis. However, I found that there are some HFNs as enable signal after placement. It causes big timing violation.

Is there any setting or commands for placement to perform HFNS in Innovus?

Thank you so much.
Steve.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top