Hidden State of Ideal Sampler

Status
Not open for further replies.
N

neo

Member level 2
Joined
Aug 19, 2004
Messages
51
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Beijing
Activity points
450
Do you guys know how to implement the ideal sampler by using verilog-a and donnot generate the hidden states so as not to upset the spectre-RF simulator?
Thanks a lot!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…