Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
A task can only be called from within a procedural block,which for synthesis means a sequential begin-end block.A begin-end block can only be inside an always statement which must contain posedge or negedge construct in the sensitivity list,in order to model synchronous logic.Since synthesis tools cannot suport nested edge-triggered constructs,a task cannot be used to model sync logic.(read it somewhere, correct me if I am wrong)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
