Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help with Terms in .V file

Status
Not open for further replies.

bteddy1

Newbie
Newbie level 3
Joined
Jul 17, 2022
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
33
Reading a Verilog .v file it defines circuits in a FPGA. Correct?

So, ena would equal a Enable signal line.
rst would equal Reset signal line.

I just need a little help defining:

cmps = ???? needs clarification (is it a comparator OR a
chip-multiprocessor OR a complex...)
fmod = ???? needs clarification
hfc = ???? needs clarification (is it a high frequency clock OR...)
mod = ???? needs clarification (modulator OR a modual OR a modulus...)

Thank You
 

Hi,

Verilog files are custom made files.
Every developer will use his own words.
Thus it's best to ask the developer... or the documentation, if any exists.

Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top