help us design a SOC: a problem with dpll

Status
Not open for further replies.

handsome

Junior Member level 3
Joined
Oct 17, 2003
Messages
31
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
191
help:about dpll

My group design a SOC. As you know,the SOC need a pll to provide higher clock ,but we can not find a proper pll in .25 process. so we decide use a high oscillate and dpll to resolve the probleme ,but i am a beginner ,i do not know how to implemet it . Will you please tell me about how to implemet it and where can i find some meteraials about implement and dpll.Thanks in advance !!!
 

Re: help:about dpll

Here is some tutorial, hope it helps
**broken link removed**

**broken link removed**
 

Re: help:about dpll

could you be more specific about the design? like the frequency, etc. I just did one adpll design, however, the implementation all depends on your applications.

casual3
 

Re: help:about dpll

thx !

My boss has decide to implement thc Chip in .18um process,so we can license proper PLL . thx !
 

Re: help:about dpll

this is some usefull lectures about PLL
i hope u enjoy it

**broken link removed**
)
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…