help reqiured for modeling a delay locked loop in simulink

Status
Not open for further replies.

vijay_nag

Advanced Member level 4
Joined
Apr 26, 2005
Messages
107
Helped
8
Reputation
16
Reaction score
4
Trophy points
1,298
Location
india
Activity points
2,089
hi all!

i have been trying to model a dll in simulink but to no results.
i am using the variable transport delay to model the voltage controlled delay line.
can anybody suggest me how many delays i have to include. any links or articles regarding the topic are appreciated.

regards,
vijay
 

Re: help reqiured for modeling a delay locked loop in simuli

Hi,
I guess you are doing it for DSSS. In such a case you need to increase the sample rate to more than 2 samples per bit, else you cannot model the delay effectively.

brmadhukar
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…