help regarding this diagram

[santumevce1412]

design the circuit that produces the attached output.

whenever an i/p is detected at an edge of a clock, the o/p is to be one for that clock cycle and after that o/p is to be zero for any i/p in the remaining cycles.

pls find the diagram attached.

 

[natg9]

use FSM
u ll be able to do it easily

 

[apallix]

----------------
assign int=input|output

always @(posedge clk)
output<=int
---------------------

syntax is not accurate... but logic should be correct.

assuming that output is initialized to '0'

Added after 6 minutes:

sorry... earlier solution is wrong... the following should work... assumes all flops initialized to zero .

--------------------------
assign int_a=input|int_b;

always @(posedge clk)
begin
int_b<=int_a;
int_c<=int_b;
end

assign output=(~int_c)&int_b;
---------------------

 

[santumevce1412]

the above verilog code is working thank u for u r help
i have asked one more question pls check u r inbox