Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

help needed for Multicycle Hold timing assignment-quartus3.0

Status
Not open for further replies.
C

cdcll

Full Member level 3
Full Member level 3
Joined
Feb 15, 2002
Messages
163
Helped
8
Reputation
16
Reaction score
1
Trophy points
1,298
Activity points
1,199
clk1 = 12 x clk2, I got clock hold warning.
what should I do in assignment editor? multicycle hold? and what value is suitable for my case?

It seems it the warning can be removed if I set the value to 4,5,6.

Thanks in advance.
 

could u paste ur code ?
single process for it ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top