Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me to understand gainstage of pipeline ADC

Status
Not open for further replies.

snoop835

Advanced Member level 4
Full Member level 1
Joined
Feb 7, 2005
Messages
102
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
Penang, Malaysia
Activity points
1,371
Hi all,

Anyone can help me to understand the switch capacitor circuit as shown in FIGURE 1 attachment. This circuit is used in a gainstage of pipeline ADC. I am looking for a mathematics behind the circuit operation. How does the circuit subtract the DAC output (Vdac +-) from the original input to create a residue voltage?

Anyone can derive the equations for me and explain how the circuit operates>

thanks
 

in phi_1 the cs an cf were incharge to vin,and phi_1p was used to cancel charge injection by the switches-bottom sampling.in phi_2 the charge in the cs is vref,and the cf is 2vin-vref,so it's function is substraction and 2 gain.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top