Help me find error in PLL simulation using Simulink

Status
Not open for further replies.

yassin2705

Junior Member level 1
Joined
Apr 19, 2008
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,415
Hi,

I am trying to simulate the behaviour of a type 1 PLL using simulink, the loop parameters are:
Wlpf=2pi*(1 MHz);
Kvco=100M
Kpd=1
So the loop T.F. is T(s)=(Kvco*Kpd*Wlpf)/(S^2+Wlpf*S+Kvco*Kpd*Wlpf);
I am using three blocks:
1. input block which is a step source to simulate the input phase.
2. "Transfer function" block to act as the PLL loop.
3. Scope block to display the output.
After running the simulation for 5 sec, the output is not meaningful, I don't know if this is a problem of simulation accuracy or not.
So any hints??!

Thanks!
yassin
 

kvco simulation

What output do you get and what output did u expect to get?
 

Re: PLL simulation

I am expecting to see an output chnaging from 0 to 1 in a smooth way because as i think the PLL acts as a LPF.

Noting that input & output signals represent the excess phase for input & output signals respectively, not the totlal phase.
 

Re: PLL simulation


Hi yassin, what do you mean with "not meaningful" ??
As the transfer function was given by you it was not a problem to run an ac analysis of it with a SPICE simulator. Result: 0 db gain with a peak of app. 5 dB at 5 MHz.
This peak corresponds to a pole Q=4 which is rather high for a PLL.
Do you intent to design a loop bandwidth in the order of 4..5 MHZ ?

Added after 5 minutes:

Results from a TRAN analysis (step response): Overshoot of app. 60 %; ringing with app 10 periods until the output settles after 2 usec.
 

Re: PLL simulation

You have run the simulation using spice simulator but i am trying to study the system behaviour using matlab (simulink). I am just trying to see how the output phase follows the input excess phase. So I am using a single block with the PLL transfer function to act as the PLL. & I am using a step function as the input excess phase. Then I am trying to see the output excess phase.

So is there any problem with that system? should it work correctly & how to let it work??

Added after 2 hours 44 minutes:

I found this topic which contains some useful information about how to simulate PLLs using simulink.
 

Re: PLL simulation


That´s exactly the same as I did. I did use a single block with the transfer function as given by you. In matlab/simulink you should get exactly the same results as I have described in my last reply. Did you ?
 

Re: PLL simulation

Hi LvW,

Please find attached my simulink file. Could tell me where is the problem?

Thanks!
yassin
 

Re: PLL simulation

yassin2705 said:
Hi LvW,
Please find attached my simulink file. Could tell me where is the problem?
Thanks!
yassin
Click to expand...

Sorry, I don´t work with simulink. I prefer other simulation packages.

For your information I give you my simulation results (pdf attachement)
 

Re: PLL simulation

Thanks for the simulation results. It seems that the problem is in how i am running the simulation.

I am trying to understand the PLL system more. I want PLL specs that i may try to meet, hence i will gain more knowledge about PLL. You know, reading is not enough. Please send it to me if you have.

Many Thanks!
 

Re: PLL simulation

I was trying to send you a pdf document showing "my fluctuations" as a result of a PLL simulation - but the posting was not working.
I shall try it again later.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…