i want to design a differential CMOS logic circuits to use it in hig speeed frequency divider about 4 to 5 GHz ,
is there any one can help and share knowledge
u can design such deviders by CML (Current Mode Logic) which consumes alot of power at such high frequency.I think u can design such divier efficiently ONLY in 0.13um CMOS process.
if u can use a divide by two first the work will be easier by 2.5GHz.
a kind of low power high quality divider called "injection Locked" can be used.this method works in 0.25um process very good!
see also: **broken link removed** **broken link removed**
it depends. for receiver data recovery, the practical limit (not theoretical)
for .25u is about 4GHz, of course, nobody will be doing this in .35u.
I have no idea how far can one goes if it's just for frequency divider.
I might be able to help you. I am doing something similar. You will need something more like 0.13u. Send me a message and I'll try to forward you what I have. Maybe we can share our collective knowledge.