Sheldon
Newbie level 4
- Joined
- Aug 7, 2009
- Messages
- 5
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,315
Here is a part of the schematic of intel 4004CPU, which is the address register. I analysed the circuit, it has a data_read enable, data_write enable, and a decoded address line A and B(not know how they are clocked). But I can not fully understand how the register works. It seems that the data is stored at paracitic cap at node C, but there is no charging path to this node. In that case, then a question is raised: is it a DDR or static RAM? Hopefully someone can understand this circuit and explain how it works.
Thanks!
I also attached the full schematic in pdf and bmp, which originates from Intel 4004 — 35th Anniversary Project. this reg is drawn in the pdf schematic page 1, which is easier to understand due to the notes on it.
View attachment i4004-schematic_reg_.bmp
Thanks!
I also attached the full schematic in pdf and bmp, which originates from Intel 4004 — 35th Anniversary Project. this reg is drawn in the pdf schematic page 1, which is easier to understand due to the notes on it.
View attachment i4004-schematic_reg_.bmp
Last edited: