HELP i have problem in my proiect

Similar threads

• X

  Still have problem with understanding `include in Verilog

  • Started by Xenon02
  • Oct 2, 2023
  • Replies: 8

  PLD, SPLD, GAL, CPLD, FPGA Design
• R

  problem of fpga

  • Started by rllv24
  • Mar 24, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  How do I assign decimal values in verilog?

  • Started by mahesh_namboodiri
  • Jan 31, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Why wont Quartus Prime detect my FPGA?

  • Started by AstarothJx
  • Oct 14, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• Have a timing problem with source synchronous DDR interface

  • Started by ILIA KALISTRU
  • Oct 8, 2022
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design