Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can always use flipflops for division by 2. If you can live with a duty cycle that's not equal to 50 percent, counters are the easiest way. If this is not possible, inside FPGA's there are DCM's that can do divisions other than a 2^n with a 50 percent duty cycle.
Can you do other reverse , You can use 32k to generate the 48MHz , The 32.768 is RTC clock , and the 48Mhz is like apply in USB ,so that maybe you can make reverse for your application
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.